Arnav Deshpande

DR. VISHWANATH KARAD MIT WORLD PEACE UNIVERSITY, PUNE • Computer

25 Circuits

DE LAB Final Examination

DE LAB Final Examination

Arnav Deshpande

74LS76 74LS04 74LS08 74LS32

Seq. Gen. 1,0,3,2,5

Seq. Gen. 1,0,3,2,5

Arnav Deshpande

74LS76 74LS32 74LS08

Seq. Generator WITH BUSHING

Seq. Generator WITH BUSHING

Arnav Deshpande

74LS76 74LS32 74LS08

Sequence Generator without bushing

Sequence Generator without bushing

Arnav Deshpande

74LS76 74LS08 74LS32

Seq detector 10101

Seq detector 10101

Arnav Deshpande

74LS76 74LS08 74LS04

Full adder sum left carry right

Full adder sum left carry right

Arnav Deshpande

2 Bit sync up counter

2 Bit sync up counter

Arnav Deshpande

Half adder practice

Half adder practice

Arnav Deshpande

8:1 using 4:1 practice

8:1 using 4:1 practice

Arnav Deshpande

74LS153 74LS04 74LS32

SYNCHRONOUS UP DOWN 3 BIT COUNTER

SYNCHRONOUS UP DOWN 3 BIT COUNTER

Arnav Deshpande

Mod5 Async Counter UP

Mod5 Async Counter UP

Arnav Deshpande

3bit Async Down

3bit Async Down

Arnav Deshpande

3 bit async UP

3 bit async UP

Arnav Deshpande

SOPandPOS m(0,3) M(0,3)

SOPandPOS m(0,3) M(0,3)

Arnav Deshpande

8:1 sigma(0, 2, 4, 7)

8:1 sigma(0, 2, 4, 7)

Arnav Deshpande

74LS153 74LS04 74LS32

Page 1

1 2