Vyshnav Tp

GOVERNMENT COLLEGE OF ENGINEERING, KANNUR • Computer

22 Circuits

2 9 mod

2 9 mod

demux implementation

demux implementation

d flipflop

d flipflop

implementation of mux

implementation of mux

74LS11 74LS04 74LS32

t

3-5-9-11 jk counter

3-5-9-11 jk counter

binary adder/subatractor

binary adder/subatractor

full adder

full adder

74LS86 74LS08 74LS32

universal gate

universal gate

5-7-9-11 counter

5-7-9-11 counter

74LS74 74LS86 74LS04 74LS08

MOD 2 TO 9

MOD 2 TO 9

MOD 16 DOWN COUNTER 9 TO 2

MOD 16 DOWN COUNTER 9 TO 2

ADDER USING MUX

ADDER USING MUX

16:1 DEMUX 0,7,15

16:1 DEMUX 0,7,15

bcd adder

bcd adder

74LS83 74LS08 74LS32

Page 1

1 2