jose assgn

Joseph
Joseph Muturi
• Created on Mar 21, 2025 • 0 • 0 • 2
jose assgn
100%

Integrated Circuits Used

Description

NAND and NOR

Procedure

  1. Add IC 74LS00 into ICBase-1 (74LS00).
  2. Connect Pin-1 (Input) of ICBase-1 (74LS00) to Input-6.
  3. Connect Pin-2 (Input) of ICBase-1 (74LS00) to Input-7.
  4. Connect GND Port to Pin-7 (Ground) of ICBase-1 (74LS00).
  5. Connect VCC Port to Pin-20 (VCC) of ICBase-1 (74LS00).
  6. Connect Output-8 to Pin-3 (Output) of ICBase-1 (74LS00).
  7. Connect Pin-20 (VCC) of ICBase-3 (74LS02) to VCC Port.
  8. Connect GND Port to Pin-7 (Ground) of ICBase-3 (74LS02).
  9. Connect VCC Port to ICBase-1 (74LS00).
  10. Add IC 74LS02 into ICBase-3 (74LS02).
  11. Connect Output-2 to ICBase-3 (74LS02).