TT verification of jk ff

Ashwini
Ashwini Jewalikar
Created on Nov 15, 2021 0 0 1
TT verification of jk ff
100%

Integrated Circuits Used

Procedure

  1. Add IC 74LS76 into ICBase-1 (74LS76).
  2. Connect VCC Port to Pin-2 (Input) of ICBase-1 (74LS76).
  3. Connect VCC Port to Pin-3 (Input) of ICBase-1 (74LS76).
  4. Connect Input-8 to Pin-4 (Input) of ICBase-1 (74LS76).
  5. Connect VCC Port to Pin-5 (VCC) of ICBase-1 (74LS76).
  6. Connect Input-7 to Pin-20 (Input) of ICBase-1 (74LS76).
  7. Connect Output-1 to Pin-18 (Output) of ICBase-1 (74LS76).
  8. Connect GND Port to Pin-17 (Ground) of ICBase-1 (74LS76).
  9. Connect Manual clock Port to Pin-1 (Input) of ICBase-1 (74LS76).
  10. Connect Output-2 to Pin-19 (Output) of ICBase-1 (74LS76).