Atanu Bhunia

BHARATI VIDYAPEETH'S INSTITUTE OF MANAGEMENT AND INFORMATION TECHNOLOGY • Information Technology

15 Circuits

latches

latches

4:1 mux

4:1 mux

Jk ff

Jk ff

g to b

g to b

B to BCD

B to BCD

74LS08 74LS11 74LS32 74LS04

2 in put multifaction

2 in put multifaction

Parity chaker

Parity chaker

3 input m

3 input m

4 bit sub/4 bit adder

4 bit sub/4 bit adder

D morgan 2nd law

D morgan 2nd law

74LS04 74LS32 74LS08

4 bit adder

4 bit adder

ms jk ff

ms jk ff

74LS04 74LS10 74LS00

sr ff

sr ff

sr ff - Copy

sr ff - Copy

half adder

half adder

74LS04 74LS08 74LS32

Page 1

1