J K FLIP FLOP

Shardool
Shardool Patil
Created on Oct 20, 2023 0 0 2
J K FLIP FLOP
100%

Integrated Circuits Used

Description

USING NAND GATES

Procedure

  1. Add IC 74LS10 into ICBase-1 (74LS10).
  2. Add IC 74LS00 into ICBase-2 (74LS00).
  3. Connect Pin-1 (Input) of ICBase-1 (74LS10) to Input-15.
  4. Connect Pin-2 (Input) of ICBase-1 (74LS10) to Clock port of 1Hz frequency.
  5. Connect GND Port to Pin-7 (Ground) of ICBase-1 (74LS10).
  6. Connect VCC Port to Pin-20 (VCC) of ICBase-1 (74LS10).
  7. Connect VCC Port to Pin-20 (VCC) of ICBase-2 (74LS00).
  8. Connect GND Port to Pin-7 (Ground) of ICBase-2 (74LS00).
  9. Connect Pin-3 (Input) of ICBase-1 (74LS10) to Input-14.
  10. Connect Pin-4 (Input) of ICBase-1 (74LS10) to Clock port of 1Hz frequency.
  11. Connect Pin-1 (Input) of ICBase-2 (74LS00) to Pin-6 (Output) of ICBase-1 (74LS10).
  12. Connect Pin-4 (Input) of ICBase-2 (74LS00) to Pin-18 (Output) of ICBase-1 (74LS10).
  13. Connect Pin-2 (Input) of ICBase-2 (74LS00) to Pin-6 (Output) of ICBase-2 (74LS00).
  14. Connect Pin-5 (Input) of ICBase-2 (74LS00) to Pin-3 (Output) of ICBase-2 (74LS00).
  15. Connect Pin-19 (Input) of ICBase-1 (74LS10) to Pin-3 (Output) of ICBase-2 (74LS00).
  16. Connect Output-14 to Pin-3 (Output) of ICBase-2 (74LS00).
  17. Connect Pin-5 (Input) of ICBase-1 (74LS10) to Pin-6 (Output) of ICBase-2 (74LS00).
  18. Connect Output-15 to Pin-6 (Output) of ICBase-2 (74LS00).