Manas Patil

DR. VISHWANATH KARAD MIT WORLD PEACE UNIVERSITY, PUNE • Computer

27 Circuits

2 BIT ASYNCHRONOUS UP COUNTER 74LS76

2 BIT ASYNCHRONOUS UP COUNTER 74LS76

AND GATE 74LS08

AND GATE 74LS08

sop truth table verification

sop truth table verification

8:1 MUX USING 4:1 MUX 74LS153

8:1 MUX USING 4:1 MUX 74LS153

74LS86 QUAD 2 INPUT EX-OR GATE

74LS86 QUAD 2 INPUT EX-OR GATE

3 BIT ASYNCHRONOUS DOWN COUNTER 74LS76

3 BIT ASYNCHRONOUS DOWN COUNTER 74LS76

74LS86 3 BIT GRAY TO BINARY CODE

74LS86 3 BIT GRAY TO BINARY CODE

POS OF 74LS153

POS OF 74LS153

74LS32 OR GATE

74LS32 OR GATE

4:1 MUX USING 74LS153

4:1 MUX USING 74LS153

8:1 mux 0 2 4 7 - Copy

8:1 mux 0 2 4 7 - Copy

74LS04 74LS153 74LS32

8:1 mux 0 2 4 7

8:1 mux 0 2 4 7

74LS04 74LS153 74LS32

3 BIT ASYNCHRONOUS UP COUNTER 74LS76

3 BIT ASYNCHRONOUS UP COUNTER 74LS76

2 BIT ASYNCHRONOUS DOWN COUNTER 74LS76

2 BIT ASYNCHRONOUS DOWN COUNTER 74LS76

74LS86 3 BIT BINARY TO GRAY CODE

74LS86 3 BIT BINARY TO GRAY CODE

Page 1

1 2