21264 Group B assignment 1

Manali
Manali Pusalkar
• Created on Nov 9, 2022 • 0 • 0 • 2
21264 Group B assignment 1
100%

Integrated Circuits Used

Description

JK to SR conversion

Procedure

  1. Add IC 74LS76 into ICBase-3 (74LS76).
  2. Connect Pin-5 (VCC) of ICBase-3 (74LS76) to VCC Port.
  3. Connect GND Port to Pin-17 (Ground) of ICBase-3 (74LS76).
  4. Connect VCC Port to ICBase-3 (74LS76).
  5. Add IC 74LS00 into ICBase-2 (74LS00).
  6. Connect Pin-7 (Ground) of ICBase-2 (74LS00) to GND Port.
  7. Connect VCC Port to Pin-20 (VCC) of ICBase-2 (74LS00).
  8. Connect Output-2 to Pin-19 (Output) of ICBase-3 (74LS76).
  9. Connect Pin-1 (Input) of ICBase-2 (74LS00) to Pin-19 (Output) of ICBase-3 (74LS76).
  10. Connect Pin-2 (Input) of ICBase-2 (74LS00) to Input-0.
  11. Connect Pin-4 (Input) of ICBase-3 (74LS76) to Pin-3 (Output) of ICBase-2 (74LS00).
  12. Connect Input-1 to Pin-4 (Input) of ICBase-2 (74LS00).
  13. Connect Pin-5 (Input) of ICBase-2 (74LS00) to Pin-18 (Output) of ICBase-3 (74LS76).
  14. Connect Pin-20 (Input) of ICBase-3 (74LS76) to Pin-6 (Output) of ICBase-2 (74LS00).
  15. Connect Pin-2 (Input) of ICBase-3 (74LS76) to VCC Port.
  16. Connect VCC Port to Pin-3 (Input) of ICBase-3 (74LS76).
  17. Connect Output-3 to Pin-18 (Output) of ICBase-3 (74LS76).
  18. Connect Pin-1 (Input) of ICBase-3 (74LS76) to Manual clock Port.
  19. Connect Pin-19 (Output) of ICBase-3 (74LS76) to ICBase-2 (74LS00).
  20. Connect Input-0 to ICBase-2 (74LS00).
  21. Connect VCC Port to ICBase-3 (74LS76).
  22. Connect Manual clock Port to ICBase-3 (74LS76).