Piamonte_ECE3A_F&F'_CPE-LOG Lab

Christel
Christel Piamonte
• Created on Oct 13, 2022 • 0 • 0 • 3
Piamonte_ECE3A_F&F'_CPE-LOG Lab
100%

Integrated Circuits Used

Description

F = D + B'CD' F' = C'D' + BCD' Note: Output 0 is F and Output 4 is F'

Procedure

  1. Add IC 74LS04 into ICBase-2 (74LS04).
  2. Add IC 74LS32 into ICBase-4 (74LS32).
  3. Add IC 74LS11 into ICBase-3 (74LS11).
  4. Connect Pin-19 (Input) of ICBase-2 (74LS04) to Input-2.
  5. Connect Pin-3 (Input) of ICBase-3 (74LS11) to Pin-18 (Output) of ICBase-2 (74LS04).
  6. Connect Pin-4 (Input) of ICBase-3 (74LS11) to Input-1.
  7. Connect Pin-17 (Input) of ICBase-2 (74LS04) to Input-0.
  8. Connect Pin-5 (Input) of ICBase-3 (74LS11) to Pin-16 (Output) of ICBase-2 (74LS04).
  9. Connect Pin-1 (Input) of ICBase-4 (74LS32) to Pin-6 (Output) of ICBase-3 (74LS11).
  10. Connect Pin-2 (Input) of ICBase-4 (74LS32) to Input-0.
  11. Connect Pin-20 (VCC) of ICBase-2 (74LS04) to VCC Port.
  12. Connect Pin-20 (VCC) of ICBase-3 (74LS11) to VCC Port.
  13. Connect Pin-20 (VCC) of ICBase-4 (74LS32) to VCC Port.
  14. Connect Pin-7 (Ground) of ICBase-4 (74LS32) to GND Port.
  15. Connect Pin-7 (Ground) of ICBase-2 (74LS04) to GND Port.
  16. Connect Pin-7 (Ground) of ICBase-3 (74LS11) to GND Port.
  17. Connect Pin-1 (Input) of ICBase-2 (74LS04) to Pin-3 (Output) of ICBase-4 (74LS32).
  18. Connect Output-4 to Pin-2 (Output) of ICBase-2 (74LS04).
  19. Connect Output-0 to Pin-3 (Output) of ICBase-4 (74LS32).