Pranav Chaudhari - Copy

Prathmesh
Prathmesh Raut
• Created on Jan 6, 2022 • 0 • 0 • 1
Pranav Chaudhari - Copy
100%

Integrated Circuits Used

Description

Half Subtractor Using NAND Gate

Procedure

  1. Connect Pin-20 (VCC) of ICBase-2 (74LS00) to Pin-20 (VCC) of ICBase-3 (74LS00).
  2. Connect Pin-20 (VCC) of ICBase-3 (74LS00) to VCC Port.
  3. Connect Pin-3 (Output) of ICBase-3 (74LS00) to Output-6.
  4. Connect Pin-14 (Output) of ICBase-2 (74LS00) to Pin-2 (Input) of ICBase-3 (74LS00).
  5. Connect Pin-14 (Output) of ICBase-2 (74LS00) to Pin-1 (Input) of ICBase-3 (74LS00).
  6. Connect Pin-6 (Output) of ICBase-2 (74LS00) to Pin-19 (Input) of ICBase-2 (74LS00).
  7. Connect GND Port to Pin-7 (Ground) of ICBase-3 (74LS00).
  8. Connect GND Port to Pin-7 (Ground) of ICBase-2 (74LS00).
  9. Connect Pin-2 (Input) of ICBase-2 (74LS00) to Input-8.
  10. Connect Input-10 to Pin-4 (Input) of ICBase-2 (74LS00).
  11. Connect Input-10 to Pin-1 (Input) of ICBase-2 (74LS00).
  12. Connect Pin-15 (Input) of ICBase-2 (74LS00) to Pin-3 (Output) of ICBase-2 (74LS00).
  13. Connect Pin-3 (Output) of ICBase-2 (74LS00) to Pin-5 (Input) of ICBase-2 (74LS00).
  14. Connect Input-8 to Pin-16 (Input) of ICBase-2 (74LS00).
  15. Connect Output-8 to Pin-17 (Output) of ICBase-2 (74LS00).
  16. Connect VCC Port to Pin-18 (Input) of ICBase-2 (74LS00).
  17. Add IC 74LS00 into ICBase-2 (74LS00).
  18. Add IC 74LS00 into ICBase-3 (74LS00).