Ravi Kothari

DR. VISHWANATH KARAD MIT WORLD PEACE UNIVERSITY, PUNE • Electronics and Telecommunication

18 Circuits

up counter 0-9

up counter 0-9

74LS76 74LS08 74LS00

10325 exp 6

10325 exp 6

74LS76 74LS08 74LS32

sequence detector 101

sequence detector 101

74LS76 74LS04 74LS08

exp 4 3 bit synchronous up counter

exp 4 3 bit synchronous up counter

Design of Sequence Generator exp6

Design of Sequence Generator exp6

74LS76 74LS32 74LS08

half adder using 4:1 Mux practice :)

half adder using 4:1 Mux practice :)

8:1 mux using 2 4:1 mux

8:1 mux using 2 4:1 mux

74LS153 74LS32 74LS04

practice implementation of 3 variable equation using 4:1 mux by reduction method

practice implementation of 3 variable equation using 4:1 mux by reduction method

Midterm Evaluation

Midterm Evaluation

exp 3

exp 3

Exp 3 MOD 5 UP Asynchronous Counter

Exp 3 MOD 5 UP Asynchronous Counter

Exp-3

Exp-3

1. - Copy

1. - Copy

Exp-2

Exp-2

1.

Page 1

1 2