OR-With 3 NAND GATES

Venkata Rupesh
Venkata Rupesh Padarthi
Created on Jun 10, 2021 0 0 1
OR-With 3 NAND GATES
100%

Integrated Circuits Used

Procedure

  1. Add IC 74LS00 into ICBase-1 (74LS00).
  2. Connect VCC Port to Pin-20 (VCC) of ICBase-1 (74LS00).
  3. Connect GND Port to Pin-7 (Ground) of ICBase-1 (74LS00).
  4. Connect Input-0 to Pin-19 (Input) of ICBase-1 (74LS00).
  5. Connect Input-0 to Pin-18 (Input) of ICBase-1 (74LS00).
  6. Add IC 74LS00 into ICBase-5 (74LS00).
  7. Connect VCC Port to Pin-20 (VCC) of ICBase-5 (74LS00).
  8. Connect VCC Port to Pin-20 (VCC) of ICBase-3 (74LS00).
  9. Connect GND Port to Pin-7 (Ground) of ICBase-3 (74LS00).
  10. Connect GND Port to Pin-7 (Ground) of ICBase-5 (74LS00).
  11. Connect Pin-1 (Input) of ICBase-3 (74LS00) to Pin-17 (Output) of ICBase-1 (74LS00).
  12. Connect Input-1 to Pin-1 (Input) of ICBase-5 (74LS00).
  13. Connect Input-1 to Pin-2 (Input) of ICBase-5 (74LS00).
  14. Connect Pin-2 (Input) of ICBase-3 (74LS00) to Pin-3 (Output) of ICBase-5 (74LS00).
  15. Connect Output-4 to Pin-3 (Output) of ICBase-3 (74LS00).
  16. Add IC 74LS00 into ICBase-3 (74LS00).